

FIG. 2




FIG. 3




FIG. 4




FIG. 6 is a timing diagram illustrating the operation of the system. The diagram shows three instruction cycles, labeled 104, 106, and 108, each consisting of six clock cycles (0Y to 6X). The first instruction cycle (104) is associated with address N, the second (106) with N+1, and the third (108) with N+2. A 'SELECT CS CONTROL' signal (110) is shown, which is active during the 2E, 3E, and 4E cycles of the first instruction cycle. A bracket (112) groups the 2E, 3E, and 4E cycles. The diagram also shows a horizontal axis for 'TIME' and a vertical axis for '(INSTRUCTION)'.




FIG. 6



FIG. 8






FIG. 9 is a block diagram of a digital value generator 360, which is configured to generate a digital value 360a. The digital value generator 360 includes a status bit generator 370, which is configured to generate status bits 370a. The digital value generator 360 is configured to generate a digital value 360a based on the status bits 370a.

36a




FIG. 9